University of California, Berkeley - College of Engineering

Department of Electrical Engineering and Computer Sciences

Fall 2006 Instructor: Dan Garcia 2006-12-14



CS	61c	-										
a	b	С	d	е	f	g						
a	b	С	d	е	f	g	h	i	j	k	1	m
n	0	р	q	r	s	t	u	v	W	x	У	Z
S	cott	A	Aaro	n	Dav	id P	. ;	Sam	eer	D	avid	J.
	a a n	a b a b n o	a b c n o p	a b c d a b c d n o p q	a b c d e a b c d e n o p q r	a b c d e f a b c d e f n o p q r s	a b c d e f g a b c d e f g n o p q r s t	a b c d e f g a b c d e f g h n o p q r s t u	a b c d e f g a b c d e f g h i n o p q r s t u v	a b c d e f g a b c d e f g h i j n o p q r s t u v w	a b c d e f g a b c d e f g h i j k n o p q r s t u v w x	a b c d e f g a b c d e f g h i j k l n o p q r s t u v w x y

Instructions (Read Me!)

- This booklet contains 8 numbered pages including the cover page. Put all answers on these pages (feel free to use the back of any page for scratch work); don't hand in any stray pieces of paper.
- Please **turn off** all pagers, cell phones & beepers. Remove all hats & headphones. Place your backpacks, laptops and jackets at the front. Sit in *every other* seat. Nothing may be placed in the "no fly zone" spare seat/desk between students.
- Fill in the front of this page and put your name & login on every sheet of paper.
- You have 180 minutes to complete this exam. The exam is closed book, no computers, PDAs or calculators. You may use two pages (US Letter, front and back) of notes, plus the green reference sheet from COD 3/e.
- There may be partial credit for incomplete answers; write as much of the solution as you can. We will
 deduct points if your solution is far more complicated than necessary. When we provide a blank, please
 fit your answer within the space provided. "IEC format" refers to the mebi, tebi, etc prefixes. You have 3
 hours...relax.
- You must complete ALL THE QUESTIONS, regardless of your score on the midterm. Clobbering only works from the Final to the Midterm, not vice versa.

Problem	M1	M2	М3	Ms
Minutes	20	20	20	60
Points	10	10	10	30
Score				

F1	F2	F3	F4	Fs
30	30	30	30	120
22	22	22	24	90

Tota	
180	
120	

Name	: Login: cs61c
	Midterm Revisited
<u>M1)</u>	"Son of a bits" (10 pts, 20 min)
a)	How many bits does it take to address N things? (hint: you may use the floor or ceiling function)
Recall	I the quarter definition from midterm (skip this paragraph if you remember it): Early processors had no hardware support for floating point numbers. Suppose you are a
	game developer for the original 8-bit Nintendo Entertainment System (NES) and wish to represent fractional numbers. You and your engineering team decide to create a variant on IEEE floating point numbers you call a $quarter$ (for quarter precision floats). It has all the properties of IEEE 754 (including denorms, NaNs and $\pm \infty$) just with different ranges, precision & representations. A $quarter$ is a single byte split into the following fields (1 sign, 3 exponent, 4 mantissa): SEEEMMMM. The bias of the exponent is 3, and the implicit exponent for denorms is -2
place into tw right re interpo you co	e also familiar with the <i>Fixed-Point Representation</i> , where the binary point is always in the same so there's no need to store the exponent. E.g., you could imagine splitting the Nintendo's byte wo nibbles with the left nibble representing the unsigned whole number component (W), and the epresenting the fractional component (F): www.ffff. Thus the bit pattern $0xa8$ would be reted as the unsigned fixed-point value $0xa.8 = 0b1010.1000 = 10.5_{10}$. As a systems designer, buld choose to interpret a byte any way you want, so you could change the point location (e.g., ffff or wwwwww.f) to suit your needs.
b)	One of your games involves velocities that always fall in the range of [10, 15), i.e., $10 \le v < 15$. If you only have a <i>single NES byte</i> , you're asked to design a novel representation to encode a velocity (assume the hardware can handle whatever you do). It should be better than a quarter, fixed-point, and any 8-bit encoding we've discussed! What is "better"? You will be judged on four criteria (check the box to the left of the ones you think you satisfy, listed in decreasing priority order). Explain your de coding below on the left (how to go from a bit pattern b to a velocity v), and on the right show the bit patterns that would result from encoding numbers closest to 10, 12.5 and 15 as well as the velocity each bit pattern actually represents.
	Most bit patterns encoding the most different numbers in [10, 15) You have bit patterns that are as close as possible to 10, 12.5, and 15 Uniform spacing between numbers in [10, 15) is better than non-uniform Simplicity
	neme has NES byte bit patterns representing the Number and its and the

range [10, 15). Here's how I go from a bit pattern b to a velocity v: (if you'd like, you may write it mathematically v as a function of b).	closest	bit pattern	velocity it represents
	10	0b	
	12.5	0b	
	15	0b	

Name:	Login: cs61c-

M2) "Those are some big numbers you got there..." (10 pts, 20 min)

A bignum is a data structure designed to represent large integers. It does so by abstractly considering all of the bits in the num array as part of one very large integer. This code is run on a standard 32-bit MIPS machine, where a word (defined below) is 32 bits wide and a halfword is 16 bits wide.

- a) Is the ordering of words in the num array BIG or LITTLE endian? (circle one)
- b) How many bytes would be used in the *static*, *stack* and *heap* areas as the result of lines 1, 3 and 4 below? **Treat each line independently!** E.g., For line 3, don't count the space allocated in line 1.

```
This function shows how bignums are used:

void print_bignum(bignum *b) {
   printf("0x"); // Print hex prefix
   for (int i = b->length-1; i>=0; i--)
      printf("%08x", b->num[i]);
}
```

	static	stack	heap
Line 1			
Line 3			
Line 4			

```
1 bignum biggie;
2 int main(int argc, char *argv[]) {
3  bignum bigTriple[3], *bigArray[4];
4  bigArray[1] = (bignum *) malloc (sizeof(bignum) * 2);
```


b) Complete the add function for two bignums, which you may assume **are the same** length. Our C compiler translates z = x + y (where x,y,z are words) to add (not addu, as is customary) and thus could generate a hardware (HW) overflow we don't want, as we're running on untrusted HW. Your code should be written so that words never overflow in HW (so we do all adding in the halfword).

Name:	Login: cs61c
	_

M3) "What the MIPS is going on here?" (10 pts, 20 min)

a) Given the MIPS code below, write the equivalent (from a functional point of view) C function below in the structure we've provided. When you're writing the C code, you can assume that Mystery will be called fewer than 100 times. (Later questions ask what happens when it's called more times.) Feel free to add comments to help your disassembly. You may assume la will always be expanded into a lui/ori pair that fills up (clobbers) the nop.

Mystery:	la \$t0, Mystery
	nop
	lw \$t1, 20(\$t0)
	addiu \$t1, \$t1, 1
	sw \$t1, 20(\$t0)
	addiu \$v0, \$0, 0
	jr \$ra



b) In one sentence, explain what this MIPS code does.

c) What is the most times this function can be called so that it still does what you described in part (b)? (It can be left as an expression)

d) What will it return (exactly, but it may be left as an expression) if it is called one more time?

e) What will happen if it is called twice as many times as in (d)? Will it crash? Hang forever? What's returned, if anything? Describe the effect from the caller's standpoint; be explicit.


Name:	Login
Name.	Login: cs61c-

Post-Midterm Questions

F1) "The Datapath less traveled..." (22 pts, 30 min)

On the right is the single-cycle MIPS datapath presented during lecture. Your job is to modify the diagram to accommodate a new MIPS instruction. Your modification may use simple adders, shifters, mux chips, wires, and new control signals. If necessary, you may replace original labels.

We want to add a new MIPS instruction so that the following C statement (p is a pointer to an int, and CONSTANT is small and



can be negative) could be performed in <u>one</u> I-type MAL MIPS instruction: (*p = constant;)

a)	Make up the syntax for the I-type MAL MIPS instruction (call it so for "store constant") that
	does it (show an example if the pointer lives in \$v0 and the CONSTANT is 42). On the right,
	show the register transfer language (RTL) description of sc.

Syntax: _____ RTL: _____

- b) For a larger CONSTANT (say OXFAB5BEEF), to what exact TAL instructions would the MAL above expand?
- c) **Modify the picture above** and list your changes below. You may not need all the boxes. Please write them in "pipeline stage order" (i.e., changes affecting IF first, MEM next, etc)

(i)	
(ii)	
(iii)	
(iv)	

d) We now want to set all the control lines appropriately. List what each signal should be (an intuitive name or {0, 1, x = don't care}). Include any *new* control signals you added.

RegDst	RegWr	nPC_sel	ExtOp	ALUSrc	ALUctr	MemWr	MemtoReg	

Name	: Login: cs61c
F2) (Congressman Mark Foley: "It was the Page's fault" (22 pts, 30 min)
The s	pecs for a MIPS machine's memory system that has one level of cache and virtual memory are:
0 0 0	1MiB of Physical Address Space 4GiB of Virtual Address Space 4KiB page size 16KiB 8-way set-associative write-through cache, LRU replacement 1KiB Cache Block Size 2-entry TLB, LRU replacement
The fo	ollowing code is run on the system, which has no other users and process switching turned off.
	<pre>#define NUM_INTS 8192</pre>
a)	What is the T:I:O bit breakup for the cache (assuming byte addressing)?::
b)	What is the VPN : PO bit breakup for VM (assuming byte addressing)?:
For th	e following questions, only consider the line marked "SPECIAL". Your answer can be a fraction.
c)	Calculate the hit percentage for the cache

Show all your work below...

Calculate the hit percentage for the TLB

Calculate the page hit percentage for the page table

d)

e)

Name:	Login: cs61c-
1441110.	Logini oboto

F3) "These Pipes are Clean..." (22 pts, 30 min)

Consider a processor with the following specification:

- Standard five (5) stage (F, D, E, M, W) pipeline.
- No forwarding.
- o Stalls on all data and control hazards.
- Non-delayed branches
- o Branch comparison occurs during the second stage.
- o Instructions are not fetched until branch comparison is done.
- Memory CAN be read/written on same clock cycle.
- o The same register CAN be read & written on the same clock cycle.
- No out-of-order execution
- o "Dumb" control that does not optimize for "always-branch" conditional branches
- a) Count how many cycles will be needed to execute the code below and write out each instruction's progress through the pipeline by filling in the table below with pipeline stages (F, D, E, M, W).

Cycle→	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
Inst 1																									
Inst 2																									
Inst 3																									
Inst 4																									
Inst 5																									
Inst 6																									

- b) Considering the following three *changes*, fill in the table again:
 - Our processor now forwards values
 - Interlocks on load hazards
 - o "Intelligent" control that optimizes for "always-branch" conditional branches

Cycle→	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
Inst 1																									
Inst 2																									
Inst 3																									
Inst 4																									
Inst 5																									
Inst 6																									

Name:	Login: cs61c-
i tairio.	Logiii. Caute-

F4) The CS61C Variety Pack... (24 pts, 30 min)

The table on the right is only used for questions (a)-(c). Given the following instruction mix and CPI_i for each instruction_i:

Instruction _i	Frequency _i	CPIi	Scratch space
ALU	25%	1	
Load	35%	3	
Store	10%	5	
Branch	30%	4	

- a) What is the average CPI?
- b) If Stores were free (its CPI=0), how many times faster would our execution be?
- c) What instruction would you make twice as fast for the best overall speed boost?
- d) What problem prevents us from easily transitioning to quad-, oct-, or more-core processing? (The proverbial fly in the ointment ©)
- e) What RAID # should be used, if you want to maximize hard drive read speed, want the most space possible, and can use never-fail disks?


A large computing task is at hand, but thankfully, we've got a cluster of computers at our disposal. Assume that the for loop is fully parallelizable, but serial() is not. We run this code:

#define ITERATIONS 96
int s = serial(); // 40 cycles to complete
for (int n = 0; n < ITERATIONS; n++)
 parallel(s,n); // 10 cycles per loop</pre>

- f) How many times faster are we if we parallelize the code over *many* machines?
- g) Match the following items. Some items on the right may be used multiple times, or never.
 - Makes more efficient use of available disk area
 The basis of network abstraction
 This guarantees delivery over a network
 Work per unit time
 Time to complete a single task
 Bigger blocks take advantage of this
 All caches take advantage of this

"It's getting harder to build a new chip fab plant!"

h) The circuit below has the following specs: t_{or}, t_{clk-to-q}, t_{setup}, t_{hold}, t_{clock}. (assume no delay on the wires): If all other times are fixed, what is the valid range for t_{or}? Express it in terms of the variables listed above.



- A) LRU
- B) Temporal Locality
- C) Synchronization
- D) Write-back
- E) Full-duplex
- F) Latency
- G) Constant Bit Density
- H) Amdahl's Law
- I) Spatial Locality
- J) Encapsulation
- K) Fragmentation
- L) Synchronization
- M) Throughput
- N) Parallelization
- O) AMAT
- P) Constant angular velocity
- Q) Ack
- R) Rock's law
- S) Superscalar
- T) Pipelining
- U) Superparamagnetism
- V) Polling (not David)