Name:	 Login: cs61c

# ANSWERS CS61C, Spring 2011

# **Final Examination**

### Please read the following CAREFULLY:

- The use of electronic devices is not permitted on this exam.
- One (1) page of notes, front and back, is permitted on this exam, not counting the MIPS green card, which will be provided for you.
- You will have 3 hours (180 minutes) to complete this exam.
- Looking at another student's exam, talking about the exam during the exam period, or talking about the exam after the exam period but before all CS61C students have taken the exam, is prohibited.
- Violations of the above will be academic dishonesty. Violators will be dealt with harshly.
   You do not want to find out what "harshly" means. Please don't make us inform you.
- You should write your name and login on every page of this exam, so that we may associate detached pages with your exam.

## . Please read, fill out, and sign the following:

ļ,		, have rea	d the preceding points	s, and understand them fully.
Name:	*			
010			Problem (pts)	Points Received
SID:	<del></del>		1 (10)	
Login:	cs61c	-	2 (10)	
TA/Section:			3 (10)	
			4 (8)	
Signature:			5 (8)	
			6 (16)	
			7 (14)	
			8 (14)	
			Total (90)	

Name	Login: cs61c
	e or False ions: Circle the correct answer.
	(True False) Linear strong scaling is easier to obtain than linear weak scaling as the number of processors increases.
b.	(True) False) An algorithm that performs 2 floating point operations on each element of a 100000000 integer array will most likely show performance that is limited by memory bandwidth on one of our lab computers.
C.	(True False) Cache blocking increases peak performance by increasing the amount of data reuse in eache.
d.	(True False) As the problem size increases, thread creation overhead becomes an ever-greater problem if an algorithm uses a constant number of threads.
e.	(True False) You notice that your algorithm obtains better speedup when you switch from double to single precision arithmetic than from the addition of SSE intrinsics. This implies that the algorithm is bound by the machine's floating point capability.
f.	(True False) To ensure correctness, a compiler must take into account dynamic multiple instruction issue.
g.	(True) False) On MIPS, executing an lw instruction once can require two page faults (assuming proper alignment).
h.	(True False) On MIPS, modifying \$s0 in a function without saving the caller's value

(False) MIPS exception handler follows the same calling convention as

False) The compulsory cache miss rate can be reduced by changing cache

(True

ordinary MIPS functions.

parameters (e.g. associativity, block size, cache size).

Login:	cs61c

Name:	
1 TUIL	

#### 2. OpenMP can set you free....

Consider the following OpenMP snippet:

```
int values[100000];
#pragma omp parallel
{
    int i = omp_get_thread_num();
    int n = omp_get_num_threads();
    for (; i < 100000; i += n) {
        values[i] = i;
        #pragma omp barrier
    }
}</pre>
```

#pragma omp barrier is a synchronization construct that causes a thread reaching it to continue execution only after all other threads have reached the barrier.

Suppose each core has a single level of non-shared, write-back, write-allocate, direct-mapped 32 KB data cache with 64-byte cache blocks. Assume data cache accesses other than those to the 'values' array are negligible and that all data caches are initially empty. Assume ints are 32 bits. Assume there are as many cores as threads.

a. If the snippet is run with one thread, how many data cache misses for the values array will there be?

(2pts)

b. If the snippet is run with two threads (each allocated a separate core), what is the maximum number of data cache misses for the values array?

100000 (3pts; 2xa)

c. In five words or less, name the phenomenon that the difference or lack of difference between your answer to (a) and (b) illustrate.

talse sharing or "ping pring"
or "cache invalidations" (2 pts)

d. Using just two threads, if we remove the barrier, *could* the number of data cache misses for accesses to the values array decrease by more than a factor of 2 from your answer in (b)? Explain briefly.

Yes. (1pt) Because are thread could get chearl of each other, avoiding the pring priging effect. (2pts)

Login: cs61c-\_\_\_

#### 3. To stall, or not to stall ....

Suppose to add support for some complex arithmetic instructions, a 5-stage MIPS pipeline is modified into a 6-stage MIPS pipeline by splitting the execute stage into two execute stages. Assume in this 6-stage pipeline, the result of the ALU is not available until the second execute stage, but the ALU takes its inputs in the first execute stage. (Assume the ALU is internally pipelined so this extra stage does not introduce any structural hazards.)

Assume we implement *all* forwarding paths to avoid hazards. For each the following assembly snippets (a-f), determine whether a stall is needed between the two instructions with a standard 5-stage MIPS pipeline *and* with this hypothetical 6-stage pipeline. (Circle *all* that apply.)

a. addu \$t0, \$t1, \$t2 subu \$t1, \$t2, \$t3

five-stage pipeline stalls

six-stage pipeline stalls

neither stalls

b. addu \$t0, \$t1, \$t2 subu \$t3, \$t0, \$t4

five-stage pipeline stalls

six-stage pipeline stalls

neither stalls

c. lw \$t0, 0(\$t1) sw \$t0, 0(\$t2)

five-stage pipeline stalls

six-stage pipeline stalls

neither stalls

d. addu \$t0, \$t1, \$t2sw \$t0, 0(\$t3)

five-stage pipeline stalls

six-stage pipeline stalls

neither stalls

e. lw \$t0, 0(\$t1) addu \$t2, \$t0, \$t1

five-stage pipeline stalls

six-stage pipeline stalls

neither stalls

f. addu \$t0, \$t1, \$t2 beq \$t3, \$zero, Label

five-stage pipeline stalls

six-stage pipeline stalls

neither stalls

g. Write a C expression to determine when a 5-stage MIPS pipeline must stall between a 'lw' and a following 'addiu' instruction. Use "L.rs", "L.rt", "L.immediate", and so on to represent the fields of the lw instruction and "A.rs", "A.rt", and so on to represent the fields of the addiu instruction. You do not need to compare the opcodes.

L. rt == A.rs && A.rs != 0

3 pts.

- For and omitting zero check

#### 4. Reality Check

To make things simple, let's assume that the data word is just 4 bits wide.

a. What is the minimum number of extra redundant bits that you need to detect a single bit error for a 4-bit data word?





b. What is the minimum number of extra redundant bits that you need to correct a single bit error for a 4-bit data word?



None

c. The following bit pattern includes Hamming SEC/DED (single error correction, double error detection) using even parity to calculate the correcting/detecting code.

Bit number:

12345678

Data:


11001110




- YES NO) Does it have a bit error?
- If so, which bit has the error? Leftmost bit is 1, rightmost bit is 8.

#### 5. NAND, NAND, NAND, ...

a. Fill in the truth table for the following circuit:



b. Draw in another 2-input NAND gate and wire it up to make a circuit which satisfies the following truth table: (Note: Your solution should only have four 2-input NAND gates, otherwise you get no points.)



A	В	Υ
0	0	0
0	1	1
1 ·	0	1
1	1	0

c. Which of the following gates has the identical functionality of the above circuit? Circle one.

NAND

NOR

AND

OR

XOR

XNOR

lame:		Login: cs61c

#### 6. Revenge of the AMAT

- Suppose that for 1000 memory references, we have
  - 40 misses in direct-mapped L1\$ (i.e., the miss rate is 4%)
  - 20 misses in 2-way set associative L1\$ (i.e., the miss rate is 2%)
  - 10 misses in L2\$ (i.e., the global miss rate is 1%)
- Further.
  - L1\$ hits in 1 cycle
  - o L2\$ hits in 10 cycles
  - Miss to main memory costs 100 cycles
- Assume that we have 1.5 memory references per instruction (i.e., 50% loads and stores). In other words, for 1000 instructions we have 1500 memory references.
- Ideal CPI is 1.0 (if we had a 100% hit rate in L1\$)
- a. What is the local miss rate for L2\$...
  - assuming a direct-mapped L1\$?

ii. assuming 2-way set associative L1\$?

b. What is the AMAT (Average Memory Access Time)

HIT TIME + MISS PATELIX (HIT TIME L2+MR L2 XMPL2) = 1+496 (10+25% × 100) = 1+4% x35 = 1+14 (2.4 i. assuming a direct-mapped L1\$?

ii assuming 2-way set associative L1\$?

$$= 1 + 270(10 + 5070 \times 100) = 1 + 270 \times 60 = 1 + 1242 \times 300$$

c. How much faster is the AMAT for a 2-way set associative cache? Give your answer as a ratio.

$$\frac{2.4}{2.2} = 1.091$$

Name:	

Login: cs61c-

d. What is the average number of memory stall clock cycles per reference

$$\frac{40}{1000} \times (10 + 10/40 \cdot 100) = 400 \times 35 = 1.4$$
AMATOM -1 = 2.4 -1 = (.4)

EITHER 
$$\frac{20}{1000} \times (10 + 10/20.100) = 270 \times 60 = 1.3$$

OR AMAT 2WAY - 1 =  $2.02 - 1 = 1.02$ 

What is the average number of memory stall clock cycles per instruction

ii. assuming 2-way set associative L1\$?

How much faster would a program run using a 2-way set associative cache?

$$\frac{1+2.1}{1+1.8} = \frac{3.1}{2.8} = 1.107$$

g. Are the answers for AMAT (6c) and program execution time (6f) above the same? Explain why or why not.

K 1		
Name:		

Login: cs61c-\_\_\_


#### 7. Analyze This

Your task is to determine how to support an instruction set with 32-bit wide operands using a 16-bit wide datapath, similar to the one you designed for Project #4.

The datapath consists of a register file organized as 8 x 16-bit registers (numbered 0 to 7) and a 16-bit wide ALU that implements the standard addition and subtraction operations. Like your project, register 0 is not special, and can be written as well as read. You need only be concerned with implementing the Register-to-Register operations.

To form 32-bit wide operands, registers are paired. Two registers in an even-odd pair (e.g., 0-1, 2-3, 4-5, 6-7) can store a full 32-bit quantity.

The following 16-bit wide datapath reads two registers, forms their sum (or other arithmetic operation), and writes back a 16-bit result in one clock cycle:



a. By extending the datapath to perform a 32-bit operation over *MORE THAN ONE clock cycle*, modify the datapath above with AS FEW PIECES OF ADDITIONAL HARDWARE as possible to implement 32-bit computations. Show your changes on the drawing above.

3-4 pts Swind Offort

7pts

-3 for carredly doing 3-cycle also.

Login: cs61c	Login:	cs61c-
--------------	--------	--------

Name:		


b. The first cycle of the following timing diagram shows a 16-bit register-to-register addition for the instruction

ADD16 0, 2, 4 (which performs the operation R0 <- R2 + R4) .

The next several cycles represent the execution of a 32-bit version of the instruction ADD32 0, 2, 4 (which performs the operation (R1, R0) < (R3, R2) + (R5, R4) ).

Note that the CarryOut signal is unknown at the start of the cycle (it will have some value of course). It becomes a final 0 or 1 value some delay after the sum of the contents of R2 and R4 emerge from the adder.

Extend the timing waveforms for the Add32 instruction and add timing waveforms for any additional signals you need to control the datapath additions you included above:



#### 8. One, two, three... SIMD!

a. SIMDize the following code:

float p = 0;

```
void count( int n, float *c ) {
         for( int i = 0; i < n; i++ )
         c[i] = i;
}</pre>
```

Enter your solution by filling in the spaces provided. Assume n is a multiple of 4. (\_mm\_set1\_ps(x) returns a \_\_m128 with all four elements set to x.)

```
void countfast( int n, float *c ) {

float m[4] = \{ 0, 1, 2, 3 \};

m128 iterate = mm_{loadu_ps(m)};

for( int i = 0; i < m/H ; i++ ) {

mm_{storeu_ps(c+i*H)}, iterate \};

iterate = mm_{add_ps(iterate, mm_{setl_ps(d+1)});}

b. Horner's rule is an efficient way to find the value of polynomial p(x)=c_0x^{n-1}+c_1x^{n-2}+...+c_{n-2}x+c_{n-1}:

float poly( int n, float *c, float x ) {
```

for( int i = 0; i < n; i++ )
 p = p\*x + c[i];
return p;
}</pre>

Complete the following SIMD solution by filling in the blanks. Assume n is a multiple of 4.

float fastpoly( int n, float \*c, float x ) {