CS 61C Final — August 13th, 1998

| Your name   |  |  |
|-------------|--|--|
|             |  |  |
| ogin cs61c- |  |  |

This exam is worth 60 points, or 30% of your total course grade. The exam contains eight substantive questions, plus the following:

Question 0 (1 point): Fill out this front page correctly and put your name and login correctly at the top of each of the following pages.

This booklet contains xx numbered pages including the cover page, plus a copy of the back inside cover of Patterson & Henessey. Put all answers on these pages, please; don't hand in stray pieces of paper. This is a closed book exam, calucaltors are allowed.

When writing procedures, write straightforward code. Do not try to make your program slightly more efficient at the cost of making it impossible to read and understand. You do not need to include error checks.

If you find one question especially difficult, leave it for later; start with the ones you find easier. We will use round to even as our rounding mode to round all fractional points to integer values.

## **READ AND SIGN THIS:**

I certify that my answers to this exam are all my own work, and that I have not discussed the exam questions or answers with anyone prior to taking this exam.

If I am taking this exam early, I certify that I will not discuss this exam until everyone has completed the exam at the normal time.

|       | 1   |
|-------|-----|
| 0     | /1  |
| 1     | /8  |
|       |     |
| 2     | /8  |
| 3     | /8  |
| 4     | /8  |
| 5     | /9  |
| 6     | /9  |
| 7     | /9  |
| total | /60 |

## Question 1, Vocabulary and TLAs (8 points):

(1 point): What does the MEM stage of the 5 stage pipeline do?

(1 point): What is a packet?

(1 point): Where is Nick Weaver's Office?

(2 point): What part of the 5 stage pipeline performs address calculations?

(1 point): What is a branch delay slot?

(2 point): What does the TLB do?

 $(.1~\mathrm{point}):$  What does TLA mean?

## Question 2 (8 points) review:

(2 points): Add the following 8 bit, sign/magnitude numbers.

| +01010000 | +10001011 |
|-----------|-----------|
| 10001101  | 10001011  |

(2 point): Write out the hexidecmal representation of the double precision IEEE floating number of the largest number of finite magnitude. (IEEE double has an 11 bit exponent with a bias of 1023)

(1 point): True or false: A logical right shift of N is equivelent to division by  $2^N$  for an **unsigned** number.

(1 point): What is the hexadecemal representation of the number 42?

(2 point): Which registers are not saved across function calls?

| Your name   | login cs61c                      |
|---|----------------------------------|
| Question 3, structures, arrays, pointers (8 points  | ):                               |
| Consider the following declaration and function:  |                                  |
| <pre>struct bar{   struct bar *next;   int i;   void (*fn)(struct bar *);   char c[4]; };</pre>                     |                                  |
| struct bar *b; int i;   |                                  |
| Assume that i is in \$s0 and that b is in \$s1. You can saved registers. Translate the following C expressions into |                                  |
| b = b->next;  |                                  |
| b->c[i] = b->c[b->i];   |                                  |
| Your name   | login cs61c                      |
| <pre>struct bar{   struct bar *next;   int i;   void (*fn)(struct bar *);   char c[4]; };</pre>                     |                                  |
| struct bar *b; int i;   |                                  |
| (Reminder: i is in \$s0 and that b is in \$s1. You can saved registers.)  | use temporary registers, but not |
| b->next = b[i].next->next;  |                                  |
| (b[i].fn)(b);   |                                  |

| Your name   | login cs61c  |
|---|--|
| Question 4, Caches 1 (8                                     | points):   |
| (2 point): A 32kB cache ha<br>bits of an address will be th | s a linesize of 16 bytes and is 4 way set-associative. How many<br>ne tag? Index? Offset?  |
|   | bits are required for the tag  |
|   | bits are required for the index  |
|   | bits are required for the offset   |
| index but have distinct tags                                | sociative cache, three addresses, <b>A</b> , <b>B</b> and <b>C</b> all have the same s. What is a minimum sequence of accesses which, if repeated e in the cache if it uses LRU replacement? |
| (1 point): If the above sequate be if the cache uses an     | nence is repeated for a long period of time, what will the miss. LRU replacement policy?   |
|   | is 1 cycle, and the miss <b>penalty</b> is 3 cycles, what will the ne (in clock cycles) for the LRU replacement policy using the   |
| (1 point): If the sequence improved if random is used       | is repeated for a long period of time, will the miss rate be as the replacement policy?  |
| (1 point): What will the m <b>C B A A B C</b> ?             | iss rate be for LRU replacement when the sequence is ${f A}$ ${f B}$ ${f C}$   |

| Your name | $\log in$ | ${ m cs}61{ m c}-$ |  |
|-----------|-----------|--------------------|--|
|           |           |                    |  |
|           |           |                    |  |

## Question 5, Caches 2 (9 points):

(4 points) Gill Bates was lazy when completing project 5, so instead of running the cache.c program, he decided to fake the numbers, but got stuck. He knew that the machine in question had a 4 way set associative cache with LRU replacement policy, used 16 byte cache lines, was 8kB in size, and required 40 ns to do a read+write on a cache hit, and 160 ns to do a read+write on a cache miss. Complete the fake output which will lead one to believe that the output reflects a cache of the stated parameters. Do NOT introduce any noise into your figures. You should easily be able to exactly calculate the numbers for each entry you need to complete. (You can write " (ditto) if an entry should be the same as the entry above it).

| Size: | 4096  | Stride: | 4    | read+write: | 40  | ns |
|-------|-------|---------|------|-------------|-----|----|
| Size: | 4096  | Stride: | 8    | read+write: | 40  | ns |
|       |       |         |      |             |     |    |
| Size: | 4096  | Stride: | 1024 | read+write: | 40  | ns |
| Size: | 4096  | Stride: | 2048 | read+write: | 40  | ns |
| Size: | 8192  | Stride: | 4    | read+write: |     | ns |
| Size: | 8192  | Stride: | 8    | read+write: |     | ns |
| Size: | 8192  | Stride: | 16   | read+write: |     | ns |
| Size: | 8192  | Stride: | 32   | read+write: |     | ns |
| Size: | 8192  | Stride: | 64   | read+write: |     | ns |
| Size: | 8192  | Stride: | 128  | read+write: |     | ns |
| Size: | 8192  | Stride: | 256  | read+write: |     | ns |
| Size: | 8192  | Stride: | 512  | read+write: |     | ns |
| Size: | 8192  | Stride: | 1024 | read+write: |     | ns |
| Size: | 8192  | Stride: | 2048 | read+write: |     | ns |
| Size: | 8192  | Stride: | 4096 | read+write: |     | ns |
| Size: | 16384 | Stride: | 4    | read+write: |     | ns |
| Size: | 16384 | Stride: | 8    | read+write: |     | ns |
| Size: | 16384 | Stride: | 16   | read+write: |     | ns |
| Size: | 16384 | Stride: | 32   | read+write: |     | ns |
| Size: | 16384 | Stride: | 64   | read+write: | 160 | ns |
| Size: | 16384 | Stride: | 128  | read+write: | 160 | ns |
| Size: | 16384 | Stride: | 256  | read+write: | 160 | ns |
| Size: | 16384 | Stride: | 512  | read+write: | 160 | ns |
| Size: | 16384 | Stride: | 1024 | read+write: | 160 | ns |
| Size: | 16384 | Stride: | 2048 | read+write: |     | ns |
| Size: | 16384 | Stride: | 4096 | read+write: |     | ns |
| Size: | 16384 | Stride: | 8192 | read+write: |     | ns |

| Your name login ${ m cs}61c-$ |
|-------------------------------|
| Your name login cs61c-        |

(3 points) Writeback caches have a mechanism for "flushing" the cache, which will cause all dirty lines to be written out to main memory. Similarly, all caches have a mechanism to invalidate all cached data (set the valid bit to 0) for all cache lines. A processor has a writeback L1 data cache and a separate L1 instruction cache and has no coherancy between the two. If a program wishes to modify its own code, what will the program need to do to the instruction and data caches before the modified code can be correctly executed? (Hint: The code will be written into the Dcache, but not into main memory. Also, the ICache will have an old copy of the code in question).

(2 points) If the page size is suitably large, a cache can do address translation concurrent with looking up data in the cache line. This occurs when the index and offset bits of the cache are NOT affected by address translation. If the cache has a line size of  $2^L$  bytes, an associativity of  $2^K$  and a cache size of  $2^N$  bytes. What is the minimum page size?

| Your name  | login cs61c  |  |  |  |
|--|--|--|--|--|
| Question 6, Pipelining and   | Dependencies (9 points):                                   |  |  |  |
| Given the following MIPS code:   |  |  |  |  |
| 1) addi \$t0 \$t1 100 2) lw \$t2 4(\$t0) 3) add \$t3 \$t1 \$t2 4) sw \$t3 8(\$t0) 5) lw \$t5 0(\$t6)   |  |  |  |  |
| (4 points) For each instruction, on that instruction.  | list the instructions which are read-after-write dependant |  |  |  |
|  | _ is dependant on instruction 1                            |  |  |  |
|  | _ is dependant on instruction 2                            |  |  |  |
|  | _ is dependant on instruction 3                            |  |  |  |
|  | _ is dependant on instruction 4                            |  |  |  |
| (5 points) For the code, you should diagram what is happening in each pipeline stage as the instructions are executed. Show where forwarding occurs in the pipeline. |  |  |  |  |
| 1) addi \$t0 \$t1 100  IF  | -++++<br> ID  EX  MEM WB  <br>-+++                         |  |  |  |
| 2) lw \$t2 4(\$t0)   |  |  |  |  |
| 3) add \$t3 \$t1 \$t2  |  |  |  |  |
| 4) sw \$t3 8(\$t0)   |  |  |  |  |

5) lw \$t5 0(\$t6)

| Your name  | login cs61c  |
|--|--|
| Question 7 (9 points) Network and Syst   | em call stuff:   |
| (2 points): A network device receives a packet a single packet. When a packet is received co operating system to copy the packet out of the packet size is 1kB, and the maximum packet 1MB/s, what is the maximum number of in operating system needs to handle? | ompletely it sends an interrupt, allowing the<br>he network device's buffer. If the minimum<br>size is 8kB, and the network bandwidth is |
| (2 points): A network has a latency of 100ms, it take to transmit 1 byte across the network?   | , –  |
| (2 points): How long will it take to transmit  | 100 MB of data?  |
| (1 points): What sort of protocol is TCP?  |  |
| (2 points): For what sort of application would UDP instead of a reliable protocol like TCP?  | l you rather use an <b>unreliable</b> protocol like  |