

Microelectronic Devices and Circuits- EECS105
Final Exam

Tuesday, December 17, 2002

Costas J. Spanos
University of California at Berkeley
College of Engineering
Department of Electrical Engineering and Computer Sciences

Your Name: OFFICIAL SOLUTIONS
(last) (first)

Your Signature: _____

1. Print and sign your name on this page before you start.
2. You are allowed three, 8.5"x11" handwritten sheets. No books or notes!
3. Do everything on this exam, and make your methods as clear as possible.
4. Always show the expression before you do the final calculation. A correct expression is worth 70% of the credit. A correct calculation gets you the remaining 30%.

Problem 1 _____ / 40
Problem 2 _____ / 25
Problem 3 _____ / 35
TOTAL _____ / 100

MOS Device Data¹ (you may not have to use all of these...)

$\mu_n C_{ox} = 50 \mu A/V^2$, $\mu_p C_{ox} = 25 \mu A/V^2$, $V_{Tn} = -V_{Tp} = 1V$, $L_{min} = 2 \mu m$, $V_{BS} = 0$,
 $\lambda_n = \lambda_p = 0.1 V^{-1}$ when $L = 1 \mu m$, and it is otherwise proportional to $1/L$
 $C_{ox} = 2.3 fF/\mu m^2$, $C_{jn} = 0.1 fF/\mu m^2$, $C_{jp} = 0.3 fF/\mu m^2$, $C_{jswn} = 0.5 fF/\mu m$,
 $C_{jswp} = 0.35 fF/\mu m$, $C_{ovn} = 0.5 fF/\mu m$, $C_{ovp} = 0.5 fF/\mu m$

BJT Device Data (you may not have to use all of these...)

$\beta_f = 100$, $I_S = 10^{-17} A$, $V_{CE SAT} = 0.1 V$, $V_A = 25 V$, $\tau_F = 50 ps$, $C_{jc} = 15 fF @ V_{BE} = 0.7 V$,
 $C_{\mu} = 10 fF @ V_{BC} = -2.0 V$

¹ Except as indicated on the particular problem...

Problem 1 of 3: Answer each question briefly and clearly. (40 points)

1.1 Why circuit nodes with very high impedance matter in terms of frequency response? (4pts)

because they contribute a large RC term...

1.2 When we say that an amplifier stage is "broadband", what do we mean? (4pts)

It is only limited by the f_T of the device
(no Miller effect)

1.3 Place check marks where appropriate (4pts)

| Amp Type | Check if Broadband | Check if high R_{i0} | Check if high R_{out} |
|----------|--------------------|------------------------|-------------------------|
| CS | | ✓ | ✓ |
| CD | ✓ | ✓ | |
| CG | ✓ | | ✓ |
| CE | | | ✓ |
| CC | ✓ | ✓ | |
| CB | ✓ | | ✓ |

1.4 Choose the most appropriate answer (3pts)

The Open-Circuit Time Constant method can only work properly if:

- ... there is one dominant pole and no zeros *(actually, zeros are OK if they happen at frequencies much higher than ω_0 ...)*
- ... there is an Open Circuit connection
- ... there is no Miller Capacitance
- ... the Time is Constant.

1.5 In this class we talked about the Miller Approximation. Why is it "approximate"? (4pts)

because we ignored the current drawn by the Miller cap by the output node.

1.6 Match the SPICE control cards (for the types of analysis) to the plots. (3pts)

- (a) .DC → Figure 1
- (b) .AC → Figure 2
- (c) .TRAN → Figure 3




Figure 1




Figure 2





Figure 3

1.7 For the n-channel MOS transistor shown below, please mark the two ends of the channel (near the source and near the drain) and indicate whether or not each must be inverted so that this device is in saturation. (4pts)



1.8 What is the "law of the junction" and when does it apply? (4pts)

Law of the junction formula:

$$P_n(x_n) = P_{n0} e^{V_0/V_{th}}$$

$$N_p(-x_p) = n_{p0} e^{V_0/V_{th}}$$

The basic assumption behind it is...


low-level injection.

1.9 What are the two (small signal) capacitive components of a forward biased junction? (4pts)

Symbol of first capacitance: *depletion capacitance C_j*
 Verbal Definition:

Symbol of second capacitance: *C_{diff}*
 Verbal Definition: *diffusion capacitance*

1.10 For each of these circuits, calculate the "no-signal" DC-bias point at the nodes A and B, assuming that every MOS device is biased so that $V_{GS}=1.5V$ and every BJT is biased so that $V_{BE}=0.7V$. After you have done that, circle the circuit that is the "best" in terms of voltage swing at the input A² and low frequency response, and explain where the other two fall short. (6pts)




| | Best | Explain Performance Limitation |
|----------------------------|------|--|
| $V_A = 4$ $V_B = 3.2$ | | $V_{out, max} = 3.5V$ $V_{out, min} = 0.1V$ $V_A = 4$ (not centered) Coupling CAP a problem |
| $V_A = 4.7$ $V_B = 3.2$ | | $V_{out, max} = 2.8V$ $V_{out, min} = 0.5V$ $V_A = 4.7$ (not centered) |
| $V_A = 1.7$ $V_B = 3.2$ | ✓ | $V_{out, max} = 3.8V$ $V_{out, min} = 0.8V$ $V_A = 1.7$ (good!) (almost centered) |

² Note that the input voltage should not be allowed to go over 5V during the operation of these amps. Assume that all the current sources in this question have a minimum voltage drop of 0.5V.

Problem 2 of 3: Answer each question briefly and clearly. (25 points)

2.1 Design a Common Base "current buffer" amplifier stage so that it meets the following constraints: Total $R_{out} > 20M\Omega$ if $R_s = 50k\Omega$, and an absolute current gain i_{out}/i_s greater than 0.99, when the stage output is shorted. (Use the simplified formulae that assume that $\beta_m r_o \gg 1$, $r_{\pi}, r_o \gg 1/g_m$, $r_o, r_{oc} \gg R_L$ and that the intrinsic current gain, $A_i = -1$.) (13pts)



$$i_{out}/i_s = \frac{R_s}{R_s + \frac{1}{g_m}}$$

$$g_m = \frac{I_c}{V_{th}}$$

$$\frac{R_s}{R_s + \frac{1}{g_m}} \geq 0.99$$

$$\Rightarrow R_s / \frac{1}{g_m} \geq \frac{0.99}{0.01} = 99$$

$$g_m \geq \frac{99}{R_s} \Leftrightarrow I_c \geq \frac{99}{R_s} \cdot V_{th}$$

$$I_c \geq 49.5 \mu A$$

$$R_{out} \approx g_m r_o \cdot (r_{\pi} || R_s)$$

$$= \frac{I_c}{V_{th}} \cdot \frac{V_{A0}}{I_c} \cdot (r_{\pi} || R_s)$$

$$= \frac{25}{25m} (r_{\pi} || R_s) \geq 20M\Omega$$

$$\Rightarrow r_{\pi} || R_s \geq 20k \Rightarrow r_{\pi} \geq \frac{100}{3} k\Omega \Rightarrow \frac{100 \cdot 25m}{I_c} \geq \frac{100}{3} k$$


| Design results | expression | value |
|-----------------|--|--------------------------------|
| $I_{SUP} =$ | $\frac{99}{R_s} \cdot V_{th}$ | 49.5 μA (75 μA) |
| $I_{BIAS} =$ | $\frac{99}{R_s} \cdot V_{th}$ | 49.5 μA (75 μA) |
| $i_{out}/i_s =$ | $R_s / (R_s + \frac{1}{g_m})$ | 0.99 (0.994) |
| $R_{out} =$ | $g_m r_o (r_{\pi} R_s) = \frac{V_{A0}}{V_{th}} \cdot (\frac{\beta_0 \cdot V_{th}}{I_c} R_s)$ | 25 M Ω (20 M Ω) |
| $R_{in} =$ | $\frac{1}{g_m}$ | 505 Ω (333 Ω) |

$$r_{\pi} = 50.5k \quad R_{out} = \frac{25}{25m} \cdot (50.5k || 50k) \approx 25 M\Omega$$

Alternative design

2.2 Write the 2-port model³ of this amplifier, add the C_{π} and C_{μ} parasitic capacitances at the proper locations and calculate C_{π} (assume that $V_{BC} = -2V$). Then, assuming that $R_L = 0$ (shorted) find the pole of this amplifier and draw the magnitude and phase Bode plot of the current gain i_{out}/i_s . (12 pts)


2-port circuit with capacitors



| | |
|--|--------|
| $C_{\pi} = g_m \tau_F + C_{JE} = \frac{99}{R_s} \cdot 50 p + \cdot 15 f$ | 114 fF |
|--|--------|

| | |
|---|--|
| Transfer function i_{out}/i_s as a function of ω . | |
| $\frac{i_{out}}{i_s} = \frac{\frac{1}{j\omega C_{\mu}}}{R_{in} + \frac{1}{j\omega C_{\pi}}} = \frac{1}{1 + j\omega R_{in} C_{\pi}} = \frac{1}{1 + j\omega \frac{C_{\pi}}{g_m}}$ | |


| | | |
|------------|----------------------------------|----------|
| Bode Plots | $\omega_0 = \frac{g_m}{C_{\pi}}$ | 17.3 MHz |
|------------|----------------------------------|----------|



³ Please make sure that you draw the 2-port, and not the small signal model...

Problem 3 of 3: Answer each question briefly and clearly. (35 points)

3. Please do a complete analysis of this transconductance amplifier as follows. Make sure that you use the transistor parameters shown below.



3.1 Calculate $(W/L)_1$ of M_1 such that the small-signal transconductance $i_{out}/v_s = 1 mS$. Assume $R_L = 0 \Omega$ for this part. (7pts)

$$g_{m1} = \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D} = 1 mS \Rightarrow$$

$$\frac{W}{L} = \frac{g_m^2}{2 \mu_n C_{ox} I_D}$$

| | |
|---|--|
| $(W/L)_1 = \frac{g_{m1}^2}{2 \mu_n C_{ox} I_D}$ | expression value $100 = \frac{150}{1.5}$ |
|---|--|

\uparrow 100 μA

3.2 Calculate the value of V_{BIAS} using the $(W/L)_1$ calculated in part a so that $I_{OUT} = 0A$. (7pts)

I_{OUT} cannot be 0A, since the output voltage cannot go as low as zero (M_2 would fall out of saturation!).

still, we should bias M_1 so that it draws 100 μA in steady-state.

$$I_D = \frac{1}{2} \frac{W}{L} \mu_n C_{ox} (V_{BIAS} - V_{TN})^2 = 100 \mu A$$

| expression | value |
|--|-------|
| $V_{BIAS} = V_{TN} + \sqrt{\frac{2I_D}{\frac{W}{L} \mu_n C_{ox}}}$ | 0.9V |

3.3 Calculate the output resistance of this amplifier. (7pts)

$$R_o = R_{up} \parallel R_{down}$$

$$R_{up} = r_{o3} + r_{o4} + g_{m3} r_{o3} r_{o4} = 15M$$

$$R_{down} = r_{o2} + r_{o1} + g_{m2} r_{o1} r_{o2} = 10.6M$$

| expression | value |
|---|----------------|
| $R_{out} = (r_{o1} + r_{o4} + g_{m3} r_{o3} r_{o4}) \parallel (r_{o2} + r_{o1} + g_{m2} r_{o1} r_{o2})$ | 6.23M Ω |

3.4 Find the maximum and the minimum value of the output voltage, and state which transistor limits it in each case, when unloaded ($R_L = \infty$) (7pts)

$$V_{GS4} = V_{GS3} = V_T + \sqrt{\frac{I_D}{\frac{1}{2} \mu_n C_{ox} \frac{W}{L}}} = 1.24V$$

| expression | value |
|--|---|
| $V_{out \max} = V_{G3} - V_{TN}$ | 3.22V <input checked="" type="checkbox"/> |
| limited by: M_3 , whose gate is at 2.52V | |
| $V_{out \min} = V_{G2} - V_{TN}$ | 1.82V <input checked="" type="checkbox"/> |
| limited by: M_2 , whose gate is at 2.52V | |

3.5 What is the maximum value of the load resistor R_L at which the overall transconductance is degraded by 20% from the original value of 1mS? (7pts)

$$G_m = g_{m1}, \frac{R_{out}}{R_{out} + R_L} = g_{m1} \cdot 0.8$$

$$\frac{R_{out}}{R_{out} + R_L} = 0.8 \Rightarrow \frac{R_{out}}{0.8} = R_{out} + R_L = R_{L \max}$$

| expression | value |
|---|----------------|
| $R_{L \max} = R_{out} \left(\frac{1}{0.8} - 1 \right)$ | 1.56M Ω |