



University of California
College of Engineering
Department of Electrical Engineering
and Computer Sciences

B. Nikolic

Thursday, October 4, 2001
6:50-8:00pm

EECS 141: FALL 2001—MIDTERM I

For all problems, you can assume the following transistor parameters (unless otherwise mentioned):

NMOS: $V_{th} = 0.4V$, $K_n = 115 \mu A/V^2$, $I_{Dsat} = 0.6mA$, $\lambda = 0$, $V_{DS} = 2.5V$, $V_{GS} = -0.6V$

PMOS: $V_{th} = -0.4V$, $K_p = -30 \mu A/V^2$, $I_{Dsat} = -1mA$, $\lambda = 0$, $V_{DS} = 2.5V$, $V_{GS} = 0.6V$




NAME	First	Last
SOLUTIONS		


GRAD/UNDERGRAD	
----------------	--

- Problem 1: _____/8
- Problem 2: _____/12
- Problem 3: _____/12
- Problem 4: _____/12
- Total: _____/44

PROBLEM 1: MOS transistor as a switch

Find the final value of the voltage V_o . Assume $V_{th} = |V_{th}| = 0.5V$. Assume that the capacitor is initially discharged, and ignore subthreshold conduction and body effect.





PROBLEM 2. Equivalent RC models.

In class we modeled the inverter delay by finding its equivalent resistance and capacitance. You are asked to find the equivalent resistance and input capacitance of a capacitively loaded symmetrically sized inverter.

a) Draw a schematic of how you would calculate the equivalent resistance and find it explain how you would do this.



b) Draw a schematic of how you would measure the equivalent input capacitance in this inverter. Explain the measurement procedure.



Q10

Q11

Q12

c) Does the input capacitance of this inverter depend on its loading? Explain your answer.


answer: YES. when load is larger, the equivalent resistance is smaller. For example, if the loading is a capacitor, the equivalent resistance is smaller. If the loading is a resistor, the equivalent resistance is larger. The output voltage will change only slightly in the first case, but in the second case, the output voltage will change significantly.

d) Does the equivalent resistance depend on the type of transient (fall and Htransitions)? If the answer is yes, which one is larger? Explain your answer.

answer: YES. For a falling transition, the equivalent resistance is smaller. For a rising transition, the equivalent resistance is larger. The equivalent resistance is larger for a falling transition. The equivalent resistance is smaller for a rising transition. The equivalent resistance is larger for a falling transition. The equivalent resistance is smaller for a rising transition.

PROBLEM 3. Gate delays.

Consider a three-transistor circuit as shown in the figure below. $V_{DD} = 2.5V$ and input signal switches between 0 and V_{DD} with sharp rise and fall times. Use the transistor parameters indicated on the first page of the midterm. Ignore body effect. All transistors are minimum length. $L = 0.25\mu m$. Transistor widths: $M_1 = 2\mu m$, $M_2 = 1\mu m$.



a) Find the M_1 transistor width such that the switching point of the inverter Q_{inv} is placed in the middle of the V_1 signal swing.

$$V_{in} = 2.5V \rightarrow V_{th} = \frac{V_{DD} + V_{th}}{2} = 7.5 - 0.4 = 2.1V$$

$$V_{in} = 0 \rightarrow V_{th} = 0V$$

$$V_{th} = \frac{V_{DD} + V_{th}}{2} = 1.05V$$

At $V_{in} = V_{th}$, $V_{out} = -1.05V$ for PMOS M_1 and

$V_{DS} = 1.05V$ for NMOS M_3 , which means I_{Dsat} . M_2

and M_3 are velocity saturated ($V_{DSat} = 1.05V$, $V_{DS} = 1.05V$).

So know for the inverter $I_{M2} = I_{M3}$, so we can solve

for the width of M_3 using the velocity saturated current expressions.

$$\frac{I_{Dsat}}{W} = \frac{1}{2} \mu_p k_p \frac{V_{DD} - V_{th}}{L} = \frac{1}{2} \mu_n k_n \frac{V_{th}}{L}$$

$$\Rightarrow \frac{W_3}{W_2} = \frac{k_n V_{th} (V_{DD} - V_{th})}{k_p V_{DD} (V_{th} - V_{th})} = 1.46$$

ECS 141 FALL 2001 - MIDTERM 1

b) Find the t_{prop} delay of this circuit. $C_{ov} = 6fF/\mu m$. Overlap capacitances are $C_{ov} = 0.3 fF/\mu m$. Bottom-plate PN junction capacitances are $2fF/\mu m$ (drain lengths are included). Ignore the sidewall capacitances. Ignore the impact of rise/fall times on propagation delay. $C_{int} = 10fF$.

$$t_{prop} = t_{R1} + t_{R2} = 0.69 (R_{eq1} C_{ov1} + R_{eq2} C_{ov2})$$

$$t_{R1} = \frac{1}{I_{Dsat1}} \left[\frac{V_{DD} - V_{th}}{I_{Dsat1}} + \frac{V_{out}}{I_{Dsat1}} \right] = \frac{2.5 - 1.05}{4 \cdot 10^{-17} A} + \frac{1.05}{4 \cdot 10^{-17} A}$$

$$\text{New } I_{Dsat1} = k_n \left(\frac{W_1}{L} \right) \left[(V_{DD} - V_{th}) V_{out} + (V_{out})^2 \right]$$

$$C_{ov1} = C_{ovL} (W_1) \left(\frac{V_{DD}}{V_{th}} \right) + C_{int} C_{ov} (W_1) + C_{int} \text{ node } W_1$$

$$t_{R2} = \frac{Q_{inv}}{I_{Dsat2}}$$

$$\text{where } I_{Dsat2} = \frac{1}{2} \mu_n k_n \left(\frac{W_2}{L} \right) \left[(V_{DD} - V_{th}) V_{out} + V_{out}^2 \right]$$

$$C_{ov2} = C_{ovL} (W_2) + C_{int} C_{ov} (W_2) + C_{int} \text{ node } (W_2)$$

$$I_{Dsat1} = 500 \mu A \quad C_{ov1} = 7.8 fF$$

$$I_{Dsat2} = 3.35 \mu A$$

$$C_{ov} = 0.69 (3.35 \mu A) (7.8 fF) = 18 pA$$

$$I_{Dsat2} = 387 \mu A \quad C_{ov2} = 18.8 fF$$

$$R_{eq2} = 4.28 k\Omega$$

$$t_{prop} = 0.69 (4.28 k\Omega) (18.8 fF) = 6.5 pA$$

$$t_{prop} = t_{R1} + t_{R2} = 18.1 pA$$

ECS 141 FALL 2001 - MIDTERM 1

PROBLEM 4. Wire modeling.

Consider an isolated thin long and thin wide MJ wire over a silicon substrate driven by an inverter with zero output resistance and capacitance.

a) If the wire width is doubled, the delay of this wire will be (circle one):

- More than 2x shorter / Exactly 2x shorter / Shorter, but less than 2x / Unchanged /
- Less than doubled / Exactly doubled / More than doubled

Explanation: Below Δt_{diff} or τ_{diff} is $\tau_{\text{diff}} = \frac{L^2}{D}$ (where D is the diffusion coefficient).
For $\Delta t_{\text{diff}} > \tau_{\text{diff}}$, $\Delta t_{\text{diff}} \approx \frac{L}{v}$ (where v is the signal velocity).
For $\Delta t_{\text{diff}} < \tau_{\text{diff}}$, $\Delta t_{\text{diff}} \approx \frac{L^2}{D}$ (where D is the diffusion coefficient).

b) If the wire length is halved, the delay of this wire will be (circle one):

- More than 2x shorter / Exactly 2x shorter / Shorter, but less than 2x / Unchanged /
- Less than doubled / Exactly doubled / More than doubled

Explanation: After Δt_{diff} is halved, $\Delta t_{\text{diff}} \approx \frac{L}{v}$ (where v is the signal velocity).

c) If the wire thickness is doubled, the delay of this wire will be (circle one):

- More than 2x shorter / Exactly 2x shorter / Shorter, but less than 2x / Unchanged /
- Less than doubled / Exactly doubled / More than doubled

Explanation: After Δt_{diff} is doubled, $\Delta t_{\text{diff}} \approx \frac{L^2}{D}$ (where D is the diffusion coefficient).
 $\Delta t_{\text{diff}} \approx \frac{L^2}{D}$ (where D is the diffusion coefficient).

d) If the oxide thickness between the wire and the substrate is doubled, the wire delay will be (circle one):

- More than 2x shorter / Exactly 2x shorter / Shorter, but less than 2x / Unchanged /
- Less than doubled / Exactly doubled / More than doubled

Explanation: After oxide thickness is doubled, $\Delta t_{\text{diff}} \approx \frac{L^2}{D}$ (where D is the diffusion coefficient).
For $\Delta t_{\text{diff}} > \tau_{\text{diff}}$, $\Delta t_{\text{diff}} \approx \frac{L}{v}$ (where v is the signal velocity).
For $\Delta t_{\text{diff}} < \tau_{\text{diff}}$, $\Delta t_{\text{diff}} \approx \frac{L^2}{D}$ (where D is the diffusion coefficient).