



University of California
 College of Engineering
 Department of Electrical Engineering
 and Computer Sciences

E. Alon

Tuesday, December 15, 2009

5:00-8:00pm

EECS 141: FALL 2009—FINAL EXAM

For all problems, you can assume that all transistors have a channel length of 100nm and the following parameters (unless otherwise mentioned):

NMOS:

$V_{Tn} = 0.2V$, $\mu_n = 400 \text{ cm}^2/(V \cdot s)$, $C_{ox} = 1.125 \text{ } \mu\text{F}/\text{cm}^2$, $v_{sat} = 1e7 \text{ cm/s}$, $L=100\text{nm}$, $\gamma=\lambda=0$

PMOS:

$|V_{Tp}| = 0.2V$, $\mu_p = 200 \text{ cm}^2/(V \cdot s)$, $C_{ox} = 1.125 \text{ } \mu\text{F}/\text{cm}^2$, $v_{sat} = 1e7 \text{ cm/s}$, $L=100\text{nm}$, $\gamma=\lambda=0$

NAME	Last <i>Solutions</i> First
-------------	-----------------------------

GRAD/UNDERGRAD	
-----------------------	--

Problem 1: ____ / 26

Problem 2: ____ / 19


Problem 3: ____ / 22

Problem 4: ____ / 26

Total: ____ / 93

PROBLEM 1: SRAM Design (26 pts)

For this problem we will be looking at a 256x32 SRAM (i.e., each wordline drives 32 cells, and each bitline has 256 cells on it), with each cell sized and implemented as shown below. You can assume that $C_G = C_D = 2\text{fF}/\mu\text{m}$, $R_{sqn} = 10\text{k}\Omega/\square$, $R_{sqp} = 20\text{k}\Omega/\square$, that the transistors are quadratic (i.e., long-channel), and that you can ignore all wire parasitics.



- a) (6 pts) Assuming you use a static decoder with only NAND2's and inverters, and that the input capacitance on each address input must be less than 2fF, what is the minimum delay of the decoder for this 256x32 memory? You should provide your answer in units of $t_{FO4} = (4+\gamma)t_{inv}$, and you can assume that the parasitic delay of all of the NAND gates is γt_{inv} (i.e., the same as an inverter), and you can ignore the fact that you can't build a fractional number of stages.

$$C_{wl} = 32 \cdot 2\text{fF}/\mu\text{m} \cdot 0.24\mu\text{m} = 15.36\text{fF}$$

$$F = 15.36\text{fF} / 2\text{fF} = 7.68$$

$$\pi B = 256/2 = 128$$

8 address lines, so need 3 stages of AND'ing:

$$\pi LE = \frac{4}{3} \cdot \frac{4}{3} \cdot \frac{4}{3} \approx 2.37$$


$$PE \approx 2330.2$$

$$N_{\text{stages, opt}} = \log_4(PE) \approx 5.59$$

Each stage has $EF=4$ and parasitic delay of γt_{inv} :

$$t_{p, dec} \approx 5.59 t_{FO4}$$

- b) (4 pts) For this same 256x32 SRAM, what is the delay (still in units of t_{F04}) from the wordline rising to the bitline crossing $V_{dd}/2$?



$$R_{cell} = L R_{syn} \cdot \left(\frac{1}{0.12 \mu m} + \frac{1}{0.24 \mu m} \right)$$

$$C_{BL} = 0.12 \mu m \cdot C_0 \cdot 256$$

$$t_p = R_{cell} C_{BL} = L R_{syn} C_0 \cdot 256 \cdot \left(1 + \frac{1}{2} \right)$$

$$t_p = \frac{3}{2} \cdot 256 \cdot L \cdot R_{syn} \cdot C_0$$


↑ (including slope effect)

$$t_{inv} = 3 L R_{syn} C_0$$

$$t_{F04} = (4+8)t_{inv} = 15 L R_{syn} C_0$$

$$\rightarrow t_{p,BL} = 25.6 t_{F04}$$

- c) (8 pts) Now let's examine the effect of repartitioning the SRAM into a 128x64 array with 2-input MUXes selecting the appropriate final output, as shown below. Using your answers from parts a) and b), ignoring the capacitive loading of the MUX on the bitlines, and assuming that the delay of the MUX is $2 t_{F04}$, now what is the total delay of the SRAM from Addr to Out?



* For decoder, $F = 2 \cdot F_{256 \times 32}$, but $\pi B = \frac{\pi B_{256 \times 32}}{2}$.
 Since 7-input AND still needs 3 levels of NAND2's, $\pi LE = \pi LE_{256 \times 32}$.

$$S_u: PE_{dec, 128 \times 64} = PE_{dec, 256 \times 32}$$

$$\rightarrow t_{p, dec, 128 \times 64} = t_{p, dec, 256 \times 32} = 5.59 t_{F04}$$

* Half as many cells on the bitline, so:

$$t_{p, BL, 128 \times 64} = \frac{1}{2} t_{p, BL, 256 \times 32} = 12.8 t_{F04}$$

$$* t_{p, tot} = t_{p, dec} + t_{p, BL} + t_{p, mux}$$

$$t_{p, tot} = 5.59 t_{F04} + 12.8 t_{F04} + 2 t_{F04}$$

$$t_{p, tot} = 20.39 t_{F04}$$

- d) (8 pts) Now assuming that the SRAM is partitioned into a $256/N_{\text{part}} \times 32 \cdot N_{\text{part}}$ array, what value of N_{part} results in the minimum total delay for the SRAM? You should assume that the overall logical effort of the decoder is independent of N_{part} , and that the delay of an N-input MUX is $N t_{F04}$.

* Need equation for total delay as a function of N_{part} .

* Under these assumptions, decoder delay is independent of N_{part} since each address always needs to eventually drive half of the array (i.e., $\Pi B \cdot F$ is constant). $t_{p,\text{dec}} = 5.59 t_{F04}$

$$* t_{p,\text{BL}} = t_{p,\text{BL},256 \times 32} / N_{\text{part}} = \frac{25.6 t_{F04}}{N_{\text{part}}}$$

$$* t_{p,\text{mux}} = N_{\text{part}} t_{F04}$$

$$\text{So: } t_{p,\text{tot}} = t_{p,\text{dec}} + \frac{t_{p,\text{BL},256 \times 32}}{N_{\text{part}}} + N_{\text{part}} t_{F04}$$


$$\frac{\partial t_{p,\text{tot}}}{\partial N_{\text{part}}} = - \frac{t_{p,\text{BL},256 \times 32}}{N_{\text{part}}^2} + t_{F04} = 0$$

$$\rightarrow N_{\text{part,opt}} = \sqrt{t_{p,\text{BL},256 \times 32} / t_{F04}}$$


$$N_{\text{part,opt}} \approx 5.06$$

PROBLEM 2: Miscellaneous (19 points)


- a) (5 pts) Assuming $R_{sqp} = 2 \cdot R_{sqn}$ and quadratic devices, size the gate shown below so that the worst-case pull-up and pull-down resistances are equal.



- b) (6 pts) As a function of V_{dd} , C_{vdd} , and C_{gnd} , how much energy is pulled out of the supply voltage V_{dd} when I_n transitions from low to high? How about when I_n transitions from high to low? Note that you can ignore all capacitors associated with the transistors except those explicitly drawn in the figure.




I_n 0 \rightarrow 1 :



Charging C_{vdd} up to V_{dd} , so:

$$E_{I_n 0 \rightarrow 1} = C_{vdd} \cdot V_{dd}^2$$


I_n 1 \rightarrow 0 :



Charging C_{gnd} up to V_{dd} , so:

$$E_{I_n 1 \rightarrow 0} = C_{gnd} \cdot V_{dd}^2$$

c) (8 pts) One of your colleagues (who didn't take EE141) shows you the circuit below and complains that "something is wrong with HSPICE" because their simulations show that the circuit functions correctly for $V_{DD} = 0.6V$, but that the output isn't always correct when $V_{DD}=1.2V$. Assuming that $C_G=2fF/\mu m$, $C_D=1.5fF/\mu m$, and that $V_{TN}=|V_{TP}|=0.3V$, explain why the circuit really doesn't work at $V_{DD}=1.2V$, and calculate the maximum supply voltage for which the circuit will function correctly. (Hint: Using the simple switch model, what are the VTCs of the dynamic gates shown below?)



* The problem is charge sharing between C_{int} (which may get charged up to V_{DD}) and C_{out} (which is pre-discharged to ground).
 * When charge share happens, if $V_{out} > V_{TN}$, second gate fires and get wrong output.

Q conservation: $V_{DD} \cdot C_{int} = V_{out} \cdot (C_{int} + C_{out})$

$$V_{out} = \frac{C_{int}}{C_{int} + C_{out}} \cdot V_{DD}$$

$$C_{out} = 6\mu m \cdot C_G + 4\mu m \cdot C_D = 18fF$$

$$C_{int} = 6\mu m \cdot C_D + 3\mu m \cdot C_G = 15fF$$

So:


$$V_{DD} \cdot \frac{15fF}{15fF + 18fF} < V_{TN}$$

$$V_{DD} < 0.66V$$

(Note that when $V_{DD} < 0.66V$, you actually get incomplete charge sharing)

PROBLEM 3: Timing and Clock Distribution (22 points)

In this problem we will be examining the pipeline shown below. The minimum and maximum delays through the logic are annotated on the figure, and the flip-flops have the following properties: $t_{\text{clk-q}} = 50\text{ps}$, $t_{\text{setup}} = 50\text{ps}$, and $t_{\text{hold}} = 50\text{ps}$. You can assume that the clock has no jitter.



- a) (6 pts) Assuming there is no skew between clk_1 and clk_2 , what is the minimum clock cycle time for this pipeline? Are there any minimum delay (hold time) violations?

$$* T_{\text{cyc,min}} = t_{\text{clk-q}} + t_{p,\text{max}2} + t_{p,\text{max}3} + t_{\text{setup}}$$


$$T_{\text{cyc,min}} = 50\text{ps} + 200\text{ps} + 450\text{ps} + 50\text{ps}$$

$$T_{\text{cyc,min}} = 750\text{ps}$$

$$* t_{\text{clk-q}} + t_{p,\text{min}2} \geq t_{\text{hold}}$$

$$50\text{ps} + 50\text{ps} \geq 50\text{ps} \quad \checkmark$$

↳ No minimum delay violations.



- b) (6 pts) Now let's assume that clk_1 and clk_2 can be skewed relative to each other by up to $\pm 60\text{ps}$. Now what is the minimum clock cycle time? Are there any minimum delay violations?

$$* T_{\text{cyc}, \text{min}} - t_{\text{skew}} = t_{\text{clk-q}} + t_{p, \text{max}2} + t_{p, \text{max}3} + t_{\text{setup}} \quad (\text{clk}_2 \text{ early})$$


$$T_{\text{cyc}, \text{min}} - 60\text{ps} = 50\text{ps} + 200\text{ps} + 450\text{ps} + 50\text{ps}$$

$$T_{\text{cyc}, \text{min}} = 810\text{ps}$$

$$* t_{\text{clk-q}} + t_{p, \text{min}2} > t_{\text{hold}} + t_{\text{skew}} \quad (\text{clk}_2 \text{ late})$$

$$50\text{ps} + 50\text{ps} > 50\text{ps} + 60\text{ps}$$

$100\text{ps} > 110\text{ps} \leftarrow \text{No! Have a hold time violation now.}$



- c) (10 pts) Continuing to assume that there can be +/-60ps of random skew between clk_1 and clk_2 , can you introduce any intentional skew and/or delay into the circuit in order to reduce the minimum cycle time without causing any hold time violations? If so, you should indicate where in the pipeline you want to add skew or delay, calculate what the new cycle time is, and prove that you will not have any hold time violations. If not, you should explain why this isn't possible to improve the cycle time without introducing a hold time violation.

- * What we need to do is fix the hold time violation without slowing down the critical path.
- * As shown above, simplest way to do this is to add a delay t_d between CL_2 and the following flip.
- * How much t_d is needed? Want to steal enough time that max. paths through CL_1 and CL_2/CL_3 have zero margin. To do this, look at difference between $t_{p,max2}$ and $t_{p,max1}$:

$$\Delta t = (t_{p,max2} + t_{p,max3} - t_{p,max1}) = 150 \text{ ps}$$

- * Splitting the difference equally means we want clk_2 to arrive $t_{sk} = \Delta t / 2 = 75 \text{ ps}$ after clk_1 .
- * To meet hold times: $t_{clk-q} + t_{mv2} + t_d \geq t_{hd} + t_{sk} + t_{skew}$
 $\hookrightarrow t_{d,min} = 85 \text{ ps}$


- * Now: $T_{cyc,min} = t_{clk-q} + t_{p,max2} + t_{p,max3} + t_{setup} + t_{skew} - t_{sk}$

$$T_{cyc,min} = 735 \text{ ps}$$

PROBLEM 4: Arithmetic (26 pts)

In this problem we will look at designing a circuit that adds together 7 1-bit binary numbers $A_{6:0}$ into one 3-bit output $S_{2:0}$ (whose value ranges from 0 to 7).

- a) (4 pts) Shown below is a simple implementation of this circuit that uses only half adders (HA), full adders (FA), and XOR gates. Assuming that the sum and carry delays of the half and full adders are equal to each other and to the delay of the XORs, how many gate delays are there on the critical path for this circuit? (Please mark this path on the schematic.)



* Critical path : 7 gate delays


- b) (4 pts) If each FA requires $10\mu\text{m}^2$ of area, each HA requires $6\mu\text{m}^2$, and each XOR requires $4\mu\text{m}^2$, how much total area is occupied by the circuit from part a)?

* Area : 1FA + 8HA + 3XOR

$$\hookrightarrow \text{Area} = 10\mu\text{m}^2 + 8 \cdot 6\mu\text{m}^2 + 3 \cdot 4\mu\text{m}^2$$

$$\text{Area} = 70\mu\text{m}^2$$

- c) (8 pts) Ace says she has a better implementation for this circuit and shows you the schematic below. Under the same assumptions as part a) and b), how many gate delays are on the critical path of this circuit, and how much area does it consume? Once again, please highlight the critical path on the schematic.



Crit. Path₁

Crit. Path₂ ...

(There are actually multiple critical paths - any correct one will receive full credit.)

Critical path: 4 gate delays

Area: 3FA + 3HA + 1XOR



$$\text{Area} = 3 \cdot 10 \mu\text{m}^2 + 3 \cdot 6 \mu\text{m}^2 + 4 \mu\text{m}^2$$

$$\text{Area} = 52 \mu\text{m}^2$$

- d) (10 pts) Still using only full adders, half adders, and XORs, and without increasing the delay, draw an implementation for this circuit that uses even less area than the one from part c). How much area does this implementation require?

Solution #1:

* Rather than consume all of the input bits right away 1 FA and 2 HA's, we can do a little bit better by just using 2 FAs in the first stage. We can then replace an FA with an HA in the second stage.



* Critical path still 4 gates



* Area: 3 FA + 2 HA + 1 XOR

$$\text{Area} = 3 \cdot 10 \mu\text{m}^2 + 2 \cdot 6 \mu\text{m}^2 + 4 \mu\text{m}^2$$

$$\text{Area} = 46 \mu\text{m}^2$$

Solution #2:

Can actually do even better than this by once again replacing some HA's with FA's:



Critical path now 3 gate delays

Area: 4FA

↳ Area = 40 μm^2